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ABSTRACT 
Ef fo r ts to miniaturize the reactance cir cuits of 
v acuum-tube t echnology b y using junction transistors hav e 
been onl y partia lly successful . Large equivalent indue -
tance s and capacitances a re obta inable _ but the effective Q 
is limi ted t o low values by the low input impedance of 
these devices. Unipolar field-effect transistors offer i ng 
high ga i n and high inpu t impeda nce are investigated for 
thi s application . An a lytica l models, b ased on the e quiva l -
ent circuit of the FET, a re deve loped f or reactance cir-
cuits employ ing R-C f eedback n e t works . A simple c apaci tive 
r eactance c ircuit, utili z ing a first-order feedback n e t -
wo r k a n d opera ting at a f requency of 250 Khz, yielded a low-
Q effective capacitance b ut se r ved to verify the mode l em-
ployed. Computer-aided design of a reactance circuit em-
ploying a second-order feedback network resulted in a s t a-
ble eff ective c a p acitance o f fer i ng Q mu l tiplication . Sen -
sitivity o f t he feedback voltage to component tolerances 
precludes packaging this circuit i n integrated f orm, but 
the feasibili ty of designing an FET reactance circuit to 
meet rather p recise specifica tions is demonstr a t ed. 
2 
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I . INTRODUCTION 
Electronic circuits tha t draw a lea ding or a l a gging 
c u rrent , known as "Reacta nce Circuits " , a r e well known in 
1 
v a cuum- tub e technology . They are employed for frequency 
mo dula tion , automatic fre quency c ontrol , frequ e ncy-shift 
k eying , a nd as variable elements in adjus table filters . 2 
Th e reac t a nce presented to a dynamic circuit may be r e gard-
ed as a n equiva l ent inducta nce or capacita nce, the value o f 
wh i ch depends not only on the circu it p a r ameters b ut a l s o 
upon the gain of the tube employ e d . If the g a in, or more 
spec i f i ca lly the transconductance g , of the tube i s con-
m 
t r oll ed b y a volta ge, the circuit then exhibits a voltage-
variable reacta nce. 
Effor t s to dev e lop s i milar reactance circui t s u s ing 
junction t r a n s i stors h a v e met with only partia l s uc c ess. 
They have been employed for a utoma tic frequency control3 a n d 
f requ e ncy modula tion4 of oscilla tors a t au d io a n d s lightl y 
highe r frequ e nc ies. Work performed by Schul z a nd r eported 
b y Dill5 shows that the effective Q of the "Reacta nce Tra n s-
i s tor" i s a lwa ys low bec ause of the l ow input i mp edance o f 
the junc tion transis tor, thus limiting it to applica tions 
wher e c onsiderable loss c a n b e tolerated . 
6 I t h as been suggested by Newell that the deve lopment 
of f ie l d-effect transistors with high g a in a n d high input 
impedance, mi ght make the r eacta nce tra n s i s tor feas i b l e. 
Althou gh s uch de v ices have been available for s evera l yea r s , 
it appears that virtually no work has been done towar ds i m-
5 
plementing them in reactance circuits . It seems i mportan t 
in view of the development of integrated circuitry, tha t a 
careful ana lysis of such circuits be undertaken . Their 
eventual if not inde ed i mmediate use in packaged devices 
warra nts such an investigation . 
This paper is a report of the theoretical and experi -
menta l investigation of cer t a in transistor reactance cir-
cuits employ ing field-effect transistors . 
6 
II . REACTANCE CIRCUITS 
A. Concept 
A rea c tance circuit i s dynamic in the sense that 
it employs feedback of such a nature as to cause it to draw 
a leading or a l agging u out-of-ph ase current when a n a . c . 
voltage is applied . In Figure 1 , the appl ied vol tage v is 
shifted in phase and reduced in magnitude by the feedback 
n e twork ~ , a nd appl ied t o the input of the amplifier. The 
ampli f ier is characterized by a comp l ex gaino Au s o that 
the current i is out of phase with the applied voltage . If 
. 
~6 ~----------~------- tr 
Figure 1 . Reactanc e c ircuit . 
b y prop er arrangement of the loop gain A ~ , the current i 
l ags the applied voltage. the circuit represents an effect-
ive inductance 0 while if the current leadso it r epr esents 
a n e ffective capacitance . The magnitude of the equivalent 
inductance or capacitance may be controlled by varying the 
magnitude o f the amplifier gain . 
As sociated with the out-of-phase, r eactive component 
o f currento there is of course an in-phase , res istive com-
ponent. The relative magnitudes of these two current com-
7 
ponents de termine what is generally known as the quality 
factor Q of the inductance, or the dissipation f actor D o f 
the capacitance. These two q u a ntities a re r e lated by defi -
nition , and for simplicity in this p aper 6 Q will be associ -
ated wi th both the inductive and the capacitive circuits, 
where for the capacitive circuits , Q i s the reciprocal o f D. 
An ideal reactance would d r aw no in-phase component of cur-
rent a n d it i s theoretically possible to s o adj ust the l o op 
gain of thi s reactance circuit that the in-phase component 
of the t o tal c urrent is ei ther positive, zero or n ega tive . 
In the experi me nta l results reported in this paper, these 
conditions will be noted . 
The equivalent output admittance o f the circui t , Y0 , 
is given by (1}, whe r e Y' i s the output admittance of the 
0 
ampl i f ier. If the equivalent conductance G is zero, then 
0 





achi eved. If G is greater than zero o the Q i s given by 
0 
the ra tio of B to G o b ut if G is less tha n zero the cir-
o 0 0 
c uit becomes u n s table a n d o sc illations will result . The r e-
f ore, if high-Q , stable reac tances are to be r ealized, 
t ight phase toler a nces are required for the loop g a in ~ • 
B. h t . . 7 FET c arac er1st1cs 
An accurate a nalysi s of the e quivalent admitta nce of-
fered by a reac tance circuit mu st include knowledge o f the 
8 
"' 
output admittance of the amplifier . which in turn requires 
tha t a correct model be chosen f o r the device employed. 
The unipolar fie l d-effect tra nsisto rs u sed in th~se circ ui ts 
can be represented by the model shown in Figure 2 . 
G---t 
rsa ~------~ r-------+--------L------J' v-----~s 
Figure 2. FET equiva lent lumped-e lement model. 
FET channel c urrent actually flows in a non- linear dis-
tributed R-C transmiss ion line. but for low frequ e ncy work 
it is s ufficient t o t reat the device as if it were a lumped , 
non-linear electrical netwo rk. Capacitances CDG and c8G 
a n d conductances gDG and gSG are a lumped-element r epresen -
tation of the reverse-biased ga te - to - chann e l diode. In a 
well designed FET. gDG and gSG will be quite s mall a n d can 
be considered open circu its . Va lues rDB a n d rSB are the 
b ulk resistances of the semicond uc t o r path from the channel 
edges to the drain a nd s ource contacts respective ly . These 
will be in order of 100 ohms or less. depend ing s omewhat on 
the geometry and manufacturing process. At low frequencies, 
the effect of rDB is quite negligib le and it can be consid-
ered as only a very small part o f a ny practical load r esist-
9 
a nce. The value of r 8 B has a sl i gh t effect on the appar ent 
t r ansconductance of the device: the voltage v gs in Figure 2 




= ____ g~s ____ _ 
1 + gmrSB 
( 2) 
The value gDS is the s l ope of the output characte risti cs i n 
the i nch- off reg i on a n d is usua lly less than 50 micro-mho s : 
however rathe r bro ad v ariations in similar devices are 
o fte n observe d . 
Thes e quantities are a ll b ias dependent. The varia-
tion of g i s des i rable and neces s ary if the gain of the 
m 
device is t o b e v o ltage- variable. The dependanc e of gDS on 
bias i s predic t ed from the ch a r acteristic curves a n d does 
not complic a t e t h e des i gn p r ovided that the proper operat-
ing range is se l e cted. The variations o f the diod e capac i-
tances, CDG and c88 , with b ias a re somewhat comp l e x a nd may 
p r ove troub l e some in circuits where the se c apaci t a nces are 
s ign ifican t. 
At frequenc i e s of interest in this reporto conductances 
gDG a n d g88 and res i s t ances rDB and rS B can be ignored . 
Al s o the v a lue of the transc onductance tha t wil l b e a vail -
ab l e i s the apparent g a s determined experimentallyo thus 
m 
elimi n a t i ng the requirement for e quation ( 2 ) . The simpli -
fie d FET model to b e u sed for analysis is shown in Figure 3 . 
10 
s 
Figure 3. Simplified FET model. 
It is common prac tice among manufacturers to specify 
the FET by its equivalent short-circuit admittance parame-
ters, referred to the common -source connection. The para-
metric equations of this network are : 
( 3) 
i = y v + y v d fs gs os ds (4) 
Applying these equa tions to the physical equ ivalent 
circuit of Figure 3, the y parameters obtained are : 
yis = j W(CDG + CSG) (5) 
Yrs = -jWCDG (6) 
Yfs = g - jWCDG ( 7) m 
Yos = gDS+ jwcDG (8) 
Since y . and y are almost pure capacitances, specifica-lS rs 
tion sheets often list equivalent values of c. and c 1ss rss 
respectively. 
Although an analysis can be carried out using the y 
parameters, it was preferred in this report to reconstruct 
11 
the equivalent lumped-element mode l and work directly with 
it . 
c. Si mpl e FET Reactance Circuits 
1 . Ge n e ral. The similar ity between the characte ri s~ 
t i cs of a f i eld-effect t ransistor and those of a pentode 
vacuum t ube , s uggests t ha t known reactance-tube circuits 
mi ght be adap ted to employ FETs . The simplest such react-
a nce ci r cui t s consist o f a single amplifier with a first-
2 
o r der R-C o r R-L phase-shift network a s a feedback path. 
A represen tative circui t which p rovides an inductive r eact-
ance is shown in Figure 4 (a). c2 , c3 , Rg and the choke 
se r ve to p roperly bias the FET, and it is assumed, at least 
for n ow , t hat values c an be chos en for these elements such 
that t hey have n egligible effect on the circuit a t the fre-
quenc i es of in terest. The dynamic equivalent of this cir-
cuit i s shown in Figure 4{b). A capacitive reactance can 
be ob t ained b y simply i nterchanging R1 and c1 in this cir-
cui t. 
Res i stor ana induc t or combinations can a lso be used to 
provide t h e appropriate feedback for obtaining equivalent 
i n ductive o r capacitive reactances ; however , they are not 
wi de ly used i n reactance circuits and will not be consider-
ed in this r eport for ot wo reasons. First 6 inductors with 
t h ei r assoc i a ted distrib uted capacitance a re susceptible to 
spuriou s r espons e s and coupling effects which are to be 




size with other integrated components , and to use them 
would rule opt any possibility of producing a reactance 







~,, ~(, D 
R, l 9MlJ8s sos v 
cl ls 
(b) 
Figure 4. (a) Inductive reactance circuit 
employing _an FET. {b) Dynamic equivalent 
circuit. 
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2. Approximate An a lysis. For most field-effect 
t r ansistor s , c0 G -and c8 G are small, with values of only a 
few pico-farads . As a fi r s t app roach to the analys i s of 
the circuit of Fi gu r e 4 (b ), as s ume R1 is chosen s o tha t a t 
the f r equency of inte r est , 
1 ( 9) 
Then neglecting CDG a n d l etting 
(10 ) 
the equ ivalent c irc uit is simpl i fied s t ill further a s shown 
in Figure 5. 
When a volta ge v is applied b etwee n dra~n and source, 
the current 1 t ha t fl ows is give n by 
i = g v + il + g v m g s DS (11 ) 
where i 1 is the curre nt d r awn by the f e edback network . 
g08 v is a pure ly in-ph ase component of current and i ts only 
e f fect is to lowe r the e ffective Q. i 1 serves mainly to 
es t ablish the gate vol tage v , and since it has a res istive gs 
compon ent of c urrent, i t should be kept as small as possible. 
The c u rrent gmvgs must be the dominant portion of the total 
curre n t i . Since gmvgs is to be inductive 6 and it has the 
same ph ase as v , the n v should lag v by approximately gs gs 






"'JSs Jc t 
• 
Figure 5 . Approxima t e equivalent for the 





These conditions can be realized if R1 and c1 are 
chosen so tha t 
R > -1 we (12} 
Then i 1 will be almost resistive 6 leading v by only a small 
phase angle. v is the voltage ac ross C produced by i 1 , gs 
a nd will lag v by a most 90 degrees . These relationships 
are shown in the phasor diagram of Figure 6. The lengths 
and angles of the variou s vectors have been exaggerated for 
the sake of clarity. 
Analyticallyo 
v i = 1 R _ j 1 
1 we 
























Figure 6. Phasor diagram showing voltage and 
current relationships in the simple 
inductive circuit of Figure 5. 
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Substituting these relation ships into (11) yields 
1 
- J we 
[ 
. gm 
and the equivalent output admittance of the circuit is 
1 . gm 
- J Wc 
. 1 
Rl - J we 
(15) 
(16) 
When Y is separated into its real and i maginary parts , 
0 
expressions for the equivalent conductance and susceptance 
are as follows: 
B 
0 










Based on representative values of several milli-ohms 
for gm ' it is p o ss i b l e to have 
( 21) 
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and still meet the other conditions on R1 posed by (9) and 





Then, the approximate effective inductance and Q for the 
reactance circuit are 
L -1 
CRl 
= ~--eff WB gm 0 
(23) 
Qeff 
I Bol g;m 
==-- ~ G we (1 + gdsRl + gm ) 0 W2C2R 2 
1 
(24) 
The accuracy of these approximate values depends, of 
course, on the validity of the assumptions (9), (12) and 
(21). gm and CDG will be fixed values for the device em-
ployed, while the product CR1 is determined by the value 
of Leff desired. At low frequencies it is probable that 
values of R1 and c1 can be chosen such that these approxi-
mated solutions a r e valid, and still obtain moderate values 
of effective inductance. At higher frequencies, R1 and c1 
could be selected to satisfy (9) and (12), but the value of 
R1 would be small a nd (21) would no longer be valid . Even 
though these so lutions are not accurate at higher frequen-
cies, they will still provide time-saving estimates for 
initial consideration in the design. 
As mentioned previously, the circuit of Figur;e 4 (a) 
can be changed into a capacitive reactance circuit' by 
1 




alent circuit is shown in Figure 7 . 
' 
. 
+--G , +-6 
_[ 
-.-- C, 
?R ~ I 
I 
-;- CoG 
- ---- ..... G 
t TCsG {' 
> 
9m "V3s ~ >8os 
Figure 7 . Dynamic equivalent for a simple 




An approximate analysis of this circuit can be carried 
out in the same manner as that used for the induc tive cir-
cuit. Letting 







c 8 G can be neglected a nd the simplified equivalent circuit 
will be that shown in Figure 8(a). If R1 and c 1 are chosen 
so that 
R << _L 1 we (27) 
then the voltage and current r elationships in the circuit 
can be represented by the phasor d iagram of Figure S(b). 
With the assumptions (26) and (27) taken into account, 
the approximate e quivalent conductance a nd susceptance of 
19 
the circuit are 
(28) 
( 29) 
From these express ions, the effective capacitance and qual-
ity factor are found to be 
(30) 
( 31) 
Again , these approximate solutions will give accurate 
e stimates only when all o f the assumptions are valid . With 
this capacitive reactance circui t however, it is possible 
to choose R1 a nd c1 so that these approximate solutions 
hold a t much highe r frequencies t han they did for the in-
ductive circuit considered previously . CDG and c8G will 
have approxima tely the same values, so if c1 is sufficiently 
greater than CDG' and R1 is chosen to satisfy (27 ), then 
(26) will al so be satis f ied . Quite large values of Ceff can 
be achieved by making c1 large , but R1 must become smaller 
if (27 ) is to hold, and the voltage-variable range of the 

































Figure 8. (a) Approximate form of the equivalent 
circuit shown in Figure 7. {b) Phasor 
diagram of voltage and current rela-
tionships in this circuit. 
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3. Exact Analysis. At frequencies of interest in 
t h i s report, the assumptions made in the preceeding Section 
are not general ly valid and exact solutions of the circuit 
models are required. 
When the inductive cir cuit of Figure 4(b} is solved 
without simplification , the output admittance becomes 
gmZ2 + 1 
y = gDS + 0 zl + z2 ( 32) 
where 
Rl(- j _1_) 
WCDG 
zl = 
Rl j 1 - WCDG 
(33} 
(34) z2 j 1 = W(Cl + CSG 
Substituting (33} and (34} into (32}, and separating the 
















It can be verified tha t these expressions reduce to 
(23) and (24) respectively. when the appropriate assump -
tions are appl i ed. 
Although the junction c apacitances will alter both the 
magnitude and Q of the equivalent inductance , only their ef-
feet on Q will be cons i dered significant. With R1 shunted 
by CDG' the capacitive component of the feedback current i 1 
is increased. Since v still leads i 1 by 90 degrees, the gs 
total current i will lag v by a smaller phase angle than 
before, thus reduc ing Qeff" c88 must s i mply be combined 
with c1 to obtain the total capacitance for that l eg of the 
feedback network. To avoid unnecessary losses, it is still 
desirable to choose R1 much g reater tha n the reac t ance of Cl" 
Turning now to the c apac itive circui of Figure 7, Y
0 
can again be e xpressed by ( 32 ) . where 





Substituting these expressions into (32), and separating 
the result into its real and imaginary components produces 
rather lengthy expr essions for the conductance and suscept-
ance. These expressions are shortened by letting 
thus producing 







The effective capacitance and its quality factor are then 
given by 
2 2 
Rl (Xl+X2) + XlX2 (gmRl+l) 
= ~~~:_~~--~:-~--~~---
w[ x{ x 22 + R{ (x1 +x2 ) 2 ] (46) 
(4 7) 
Although difficult to see in this form, these equations 
will reduce to the approximate relations of (30) and (31) 
respectively, if the appropriate assumptions are made. 
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If the reactance of the parallel combination of c1 and 
CDG is still much greater than R1 , then the feedback net-
work current i 1 will still lead v by almost 90 degrees. 
However, with R1 shunted by CSG' vgs will no longer be in 
phase with i 1 , bu t will lag i by some small phase angle. 
Therefore the total current i will lead v by a lesser 
angle and Qeff is aga in reduced. 
It is seen then, from this exact analysis, that the 
junction capacitances serve only to reduce the quality of 
the reactance obtained , and to complicate the design pro-
blem. For this reason. field-effect transistors with small 
values of CDG and c8 G should be selected when operating at 
higher frequencies. 
4. Performance Char acteristics. These first-order, 
R-C, phase-shift networks will produce a feedback voltage 
v only in the first or the fourth quadrants , depending gs 
upon the order of R a n d C in the network. Consequently, 
the equivalent conductance cannot become n egative , making 
these circuits inherently stable. Also, the phase and 
magnitude of the feedback voltage is not extremely sensi-
tive to variations in component values. Combining these 
advantages with the simplicity of design makes these simple 
reactance circuits appear quite a ttrac tive, 
Unfortunately, there are limitations in the perform-
ance of these circuits which seriously restrict their use-
ful application. Referring to Figure 5, as the ratio of R1 
25 
to the reactance of c· is increased so that the phase angle 
between v and v becomes more nearly 90 degrees, the mag-gs 
nitude of v is reduced. Thus, high values of Q would be gs 
possible only for very smal l values of equivalent induct-
ance. There is, however, the ever present current through 
gDS which . remains constant for a given opera ting point and 
applied voltage v. This in-phase current greatly reduces 
the values of Q attainable even at small values of equival-
ent inductance. 
gDS for most field-effect transistors is somewhat 
greater than 1/rp for a pentode vacuum tube, while gm is of 
the same order for both. Since only moderate Q values are 
obtained with simi lar circuits employing vacuum tubes, the 
Q values expected here will be even less. An equivalent 
argument arriving at the same conclus ions can be carried 
out for the capaci t ive circuit of Figure S(a). Therefore, 
it is seen that these simple reactance circuits, although 
capable of producing fairly large values of effective in-
ductance or capaci tance, will always exhibit low values of 
Q. Their applications are thus limited to circuits where 
this loss can be tolerated. 
D. Reactance Circui ts with Higher Q 
1. General. To obtain higher Qs than these s i mple 
reactance circuits will afford, it is necessary to reduce 
or compensate for some of the losses. One method for doing 
this is to use a feedback network capable of producing a 
26 
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voltage of sufficient magnitude which is truly 90 de g r ee s 
out of phase with the appl ied voltage. This will overcome 
the limitation of the first-order R- C networks considered 
previously . However. there is still present the in-phase 
component of current through gns• and there will be some 
ll1-pha se current drawn by the feedback network . The s e r e a l 
positive currents could in effect be cancelled if g v wa s 
m gs 
made to have a real negative component of c urrent of equa l 
ma gnitude. This is possible if the phase angle of vgs i s 
slightly greater than 90 degrees . 
Although there are many circuits , b o th active and 
p as sive, which will produce phase shifts greater tha n 90 
degrees, consideration will be given here to only one type 
of p a ssive network . 6 The second-order R-C network s h own in 
Figure 9(a) is capable of producing phase angles in t he 
f irst and second quadrants. and represen s a n a tura l e x ten-
s ion of the first-order network of Figure 5 . The n e t wo rk 
of Figure 9(b) will produce phase angles in the third a n d 
fourth quadrants, and this r epresents an extension of the 
network shown in Figure B(a) . In b oth of these circuits , 
the actual phase angle and magnitude of the voltage v 1 are 
determined by the component values chosen. Since there is 
an infinite number of combinations of component values 
which will produce a given magnitude a nd phase of v 1 • other 












c, T~------~---J-1 ____ 1 
Figure 9. Second-order R-C phase shift networks . 
Firs t , the current i drawn by the feedback network 
shou ld be small, not only to keep the in-phase component 
small and thus reduce t he a moun t of compensa ting negative 
current requ i red, but a l so to keep the reactive component 
small a nd t h us maintain a broad range of voltage-variable 
c o n trol over t he total reactance presented by the circuit . 
I f i i s to be small, then relatively large resistors and 
smal l c apacitors should be employed . 
A s econd factor c oncerns the ease with which calcula-
tions for design purposes can be carried out. Some pattern 
must be estab lishe d which can be used to readily predict 
what effect changi ,ng component values will have on the mag-
nitude and phase of v 1 • A pattern will be established h e r e 
b y using a tapering parameter m to fix the relative va lues 
of the resistors and the capacitors in the network . If 
R1 = R (48} 
R2 = mR (49) 
28 
• 
cl = c (SO ) 
and c 
c2 = m (51) 
then v 1 will have a unique combination of magnitude and 
phase for e a ch different se t of R and C values . The n e t -
wo rks of Figure 9 can then be s olved for a large number of 
diff e r ent v a lues of R and Co and the results p lotted to ob-
t ain c urves in the complex plane of v 1 versus R for constant 
C, or v 1 versus C for constant R. From these curves t he 
app r opria te v a lues of R and c can be selected to give v 1 
wi th t he desire d ma gnitude and phase. It mu s t be r emember-
ed t ha t t his set of curves wil l apply only for one valu e o f 
the p a r ameter m. If more than one value o f m is to be c on-
sider ed , a separate set of curves for each value mus t be ob-
tained. 
Th e l a st. and perhaps the most imp ortant factor t o be 
con s i de r ed , is the sensi tivity o f the feedback voltage v 1 
to compone nt tolerances. In a reac tance c ircuit, a sma l l 
change in the phase of the feedback voltage can make the 
d i ffe r e nce be tween obtaining a moderate-Q reactance, a high -
Q r eactance, or oscillations . Thereforeo the stability a n d 
performance of the reactance circuit wi ll depend g·re a tly on 
t he sens itivity o f the phase - shift network . 
The re probably exist one or mo re combinations of com-
pon ent v a lues out of all combinations which produce a g ive n 
va lue of v 1 • which wi ll make v 1 least sensitive to comp o -
nent tole rances . No attempt will be made in thi s pape r to 
29 
f i nd thi s optimum combina tion of values. However, if the 
des i gn curves described in a preceeding paragraph are ob-
tained for va rious values of m, they will indicate tha t 
s ome va lues o f m produc e a l e ss sensitive value of v 1 than 
othe r s . Thereby, at leas t some conside ration of t he sensi -
t ivi t y problem can be inc orporated in the initial de s ign. 
When thes e feedba ck networks are used in conjunction 
with a field - e ffect trans i s tor to obtain a reactance cir-
cuit , the junc tion c apaci t a nces of the device will b e come 
part of the to t a l fee db ack n e twork, and affect the voltage 
appea r ing at t he ga te . Whe ther or not these capac itances 
can be i gnored depends upon the values of the network ele -
men t s and the frequency o f opera tion. Since it wa s stipu-
lated ear l ier tha t relativ e ly l a rge res istances and small 
capac i tances should b e us ed to k eep the current drawn by t he 
feedback network smal l , a nd since the frequencies of inter -
est a r e higher fre quencies, t heningene ral the junction c a-
paci t ances cannot be i gnored. In this case an approximate 
analys i s would be almost usele ss; hence, these r e acta nce 
circuits will be treated only in an exact form. 
2 . capacitive Reactance Circuit . Figure lO(a) shows 
a capacitive reactance circuit employing the second-order, 
R-C , phase-shift network of Figure 9(a). Components c 3 , c 4 , 
R a nd the choke again s erve only to properly bias the FET, g 
and i t i s assumed that t heir v a lues can be chosen so that 
they ma y be neglected a t the frequency of operation. The 





shown in Figure l O(b). As a design c onsideration 6 theta-
pering parameter m d iscussed p r evi usly will be applied to 
the R-C network so tha t resistors R1 a nd R2 a and capacitors 
c 1 and c 2 will be related according to equa ·tions (48) through 
(52) • 
The total current drawn by the circuit will be given b y 
(11) 0 which is repeated h e re f o r c onvenience. 
i = g v . il + g v 
m g s DS (11) 
The R-C n e t work and t he j unction capacitances from a bridge 
circuit as redrawn in Figure llo which mu s t be solved to 
obtain v a nd i 1 . An unbalanced bridge o f general imped-gs 
ancffiwill be solved firsto and then by s ubstituting appro-
priate values 0 the s olutions o f the ac tual network will be 
obtained. 
Loop current s a n d i mpedances to b e used in the analysis 
a re shown in t he general bridge circuit of Figure 12. Ap -
plying Kirchhoff 's voltage l aw a round the three loops pro -
vi des 
Loop 1 ~ (52) 
Loop 2 ~ (53) 
Loop 3 ~ (54) 



















reactance circui t 
a second-order R-C feedback 
(b) Dynamic equivalent 
lfss 
l 





Figure 12. General impedance bridge showing 
loop currents used in the analysis. 
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where D is the de£erminant of coefficients given by 
Zl+Z4 zl z4 
D = zl (5 6) Zl+Z2+Z3 -z 3 
z4 -z 3 Z3+Z4+Z5 
Now, since 
( 57) 
solving for i 3 and substituting the resulting expression 
into (57) yiE4ds 
v gs (58) 
These solutions for i 1 and v wi l l apply to the network of gs 
Figure 11, by l etting 
zl 
1 






= jWC (61) 





mR + jWCSG 
( 63) 
The junction capaci tances, c0G and CSG' may signifi-
cantly affect the values of i 1 and v obtained, and there-gs 
fore their values must be known with some degree of accura-
cy, for the device employed . 
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As mentioned in the general discussion~ the procedure 
here will be to solve equations (55) and (58) for a large 
number of R and C values, in order to obtain data for de-
sign purposes . Since the value of v will not affect the 
total reactance shown by the circuit as long as it is held 
within the operating range of the FET, it can be arbitrari -
ly selected to have any value for design purposes. 
Because of the great amount of labor and time required 
to carry out this analysis by hand , it is best accomplished 
with the aid of a digital computer. A simple p r ogram 
written in Fortran IV language for use with the IBM 360 
Digital Computer is included in Appendix I . The applied 
voltage, the tapering parameter m, the values of the june-
tion capacitances, and the frequency are entered as data. 
The program gives values of v and i 1 over a range of R gs 
and C values , and draws curves of v in the complex plane, gs 
for constant values of c and varying R. 
The total admittance of the reactance circuit as ob-
tained from (11) is 
{64) 
If v is selected to have a value of one, then the e quival-





= gDS + Re(gmvgs + il} 




and thes e real and imaginary components will be directly 
available from the design data. Writing this in terms of 
the effective capacitance and Q yields 
1 
= - I (g v + i 1 ) W m m gs 
= Im(gmvgs + il) 
gDS + Re(gmvgs + il) 
(67} 
(68} 
It is des irabl e to make G as small as possible to 
0 
obtain high Q, but it must never be allowed to go negative 
or oscillations wi l l result. By letting the R (v + i 1 ) e gs 
go negative, it subtracts from the positive conductance of 
gDS' and higher va l ues of Q are obtained. The stability 
limit that must not be exceeded is 
(69} 
It must be poin ted out that when this capacitive reactance 
circuit is used in conjunc tion with a real inductor which 
has a finite conductance gL, the stability limit becomes 
(70} 
The negative conductance of the reactance circuit can thus 
provide Q multip l ication8 in the circuit where it is 
employed. 
For a given value of the tapering parameter m, it may 
not be possible to select values of R and C which will pro -
vide specified values of both ceff and Qeff" Without going 
to a different value of m, a compromise can be made depend-
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ing upon which property is the most important in the par-
ticular application . Usually most of the device characte r -
istics a re not known with sufficien t accuracy to warrant 
too exact an analysis. 
It must also be remembered tha t the v a lues of gm, gDS' 
and the junction capacitances are all bias dependent . Thi s 
must be taken into account especially from a stability 
standpoint . If gate bias is to be used to vary g 6 a nd m 
thus the effective capacitance shown by the circui t , then 
the circuit must be stable at each and every bias l e vel. 
This means that equation (69) must be satisfied over the 
entire bias range . 
3 . Inductive Reactance Circuit . An inductive react -
ance circuit employing the second order R-C network of Fi -
gure 9(b), is shown along with its dynamic e quivalent in 
Figure 13 . The R-C network and the junction capac i tances of 
the FET again form a bridge circuit at the gate, which i s 
redrawn in Figure 14 . The tapering parameter m has been 
included to fix the relative values in the network . The so -
lutions obtained for the general impedance bridge of Figure 
12 can be applied here in the same manner as they were in 
the ca:p3.citive reactance circuit by letting 
zl = R ( 71 ) 
z2 
1 
= jWCDG (72 ) 
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Figur e 1 3 . ( a } Inductive reactance circuit employing a 
second-orde r R-C feedback network. {b) Dynamic 
equivalent circuito . 






= jWC (74) 
z5 
m 
= jW(C mCSG) + ( 7 5 ) 
Then i 1 a nd v a re given by (55) a nd (58} respective ly . gs 
With slight modificationsto allow for the component cha n -
ges, the computer program in Appendix I can also be u sed to 
obtain design data and curves for this inductive circuit . 
Ca rrying out a n analysis similar to the previous one, 
the effective inductance and Q are found to be 
-1 
I (g v + i 1 } m m gs 
gDS + R (g v + il } e m gs 
( 76} 
( 7 7} 
Statements made about the capacitive circuit concern-
ing stability also apply here . It must be cautioned, h ow-
ever, that if this inductive reactance ci r cuit i s not u sed 
in conjunction with another inductor . the s tab ility limit 
of equation (69) must be definitely avoided . 
No a ttempt has been made in a ny of these circuit de -
signs to allow for stray capacitance or inductive coupling. 
Excessive or even small amounts of either of these may up -
set the design and they should t herefore be given serious 
considera tion when fabricating an actual c i rcuit. 
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III. EXPERIMENTAL RESULTS 
A. Measuring Technique 
1 . Q-Mete r. Prior to the actual fabrication of a 
reactance circuit, a method for measuring its properties 
had to be selected. The frequencies of interest were in 
the 200-250 Kh z range, where a possibility exists for em-
ploying these reactance circuits in teletype applications. 
A standard Q-meter appeared to b e the s implest and mos t di-
rect means of measuring an equivalent dynamic inductance or 
capacitance and i t s associated quali ty factor. The instru-
ment selected was a Boonton Q-Meter type 260-A, which offer-
ed operating frequenci e s in t he range of interest . 
The measuring princ iple of this instrument is based on 
a familiar characteristic of series-resonant circuits; 
namely, that the magni tude of the voltage appearing across 
either reactor is equal to the voltage applied to the cir-
cuit multiplied by the c ircuit Q. 9 Referring to Figure 15, 
the voltage is applied ac ross a 0 . 02-ohm resistor , and a 
calibrated , internal, vacuum-tube voltmeter is used to 
measure t he vol tage appearing across one of the reactances. 
CQ is an internal capacitor of the Q-meter which is varied 
to establish resonance in the measuring circuit. Its d ial 
is calibrated to read capacitance, but will also give 
d~rect readings of inductance at certain frequencies . one 
of thes,e frequ«7ncies i s 250 Khz , and to take advantage of 
' 
any simplification which might result in the measuring pro-








Three basic methods , direct , parallel, a nd series, 
exist for connecting components to the Q-meter measuring 
circuit . Only the first two of these methods will be con-
sidered, since the series connection was not required in 
any of the measurements . 
HI 
L 
LO 0. 02.n. 
-e,_. 
e 
Figure 15 . Q-meter parallel measuring circuit . 
At 250 Khz , direct measurement of inductors with values 
from 1 to lOmh is possible . The unknown inducta nc e i s con-
nected across the HI-LO terminals of the Q-meter, and the 
other terminals are left open . Afte r the circuit i s 
brought to resonance by varying c0 , the value of the induc-
tance can be read directly from the tuning capacitor dial. 
The value of Q indicated on the Q meter is the circuit Q, 
but since the tuning capacitor is essentially lossless, 
this value will be the Q of the inductance. 
A parallel connection can be used to measure c apaci-
tances of less than 430 pf, and certain small inducta nces. 
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A s tandard work coil is required which will resonate with 
the tuning capacitor at the selected frequency. First , the 
standar d coil is connecte d directly across the HI -LO term-
inals a nd with the other terminals open , the circuit is 
b rought to resonance. The Q reading and the value of c0 
are recorded as o1 and c1 respectively . The unknown reac-
tance i s then connected across the HI-GND terminals _ and 
resonance is restored with the tuning capacitor. Values of 
c2 and o2 are then obta ined from the capacitor dial and the 
Q meter . If the unknown reactance is capacitive, its ef-




( 78 ) 
(79) 
(80) 
If the unknown reactance is inductive , then its effective 
inductance and Q are given by 
Leff 
1 






2. Varactor Measurem~nts . To test this measurin g 
technique, it was decided to measure the capacitance and Q 
of several voltage-variable capacitance diodes, known as 
varactors. These semiconductor dev'ces operate on the prin-
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ciple that the depletion layer of the p - n junction wi den s 
with reverse bias . This in effect moves the t wo conduc-
tion areas apart and decreases the junc tion capacitance . 
Specially designed varactors are available with c apacitance 
values up to several thousand picofarads , but unfortunately 
they are quite expensive . By contrast , the varactors u sed 
here have maximum values of 100 pf and are relative l y in-
expensive . Varactors are widely used in some of the same 
applications where capacitive reactance circuits could be 
employed , and thus it is worthwhile to note their character -
istics for future reference . 
The simple circuit arrangement shown in Figur e 16 was 
used in the varactor measureme nts . VRR is a variable volt-
age supply used to reverse bias the varactor . The 0.5-~f 
capacitor , which offers negligible reactance a t the meas u r-
ing fre quency , serves to block the d . c . volta ge fr om enter-
ing the Q-meter . The 2-Megohm resistor offers a h i gh-
impedance path through the bias supply and thus prevents an 
a . c. short across the varactor . Since the measuring me thod 
to be used is the parallel connection , equations (78 ) a nd 
(79) apply , and a standard coil was selected with a value 
of 2 . 5 mh and a Q of approximately 180 . 
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LO GND ~----------~~------~ L- ---- - ....l 
Figure 16. Va ractor measuring circuit . 
The equ i valent circuit of the reac tance measured be-
tween the HI - GND termina ls is shown in Figure 17, if the 
entire ci r cui t is removed in the measuring process. It 
would be more rea listic to measure the properties of a 
varac t or in t his manne r , because an associated bias circuit 
is a l ways r equired. However, i t i s desired here to ob tain 
values of c a nd Q f o r comparison with the manufa cturer ' s 
v v 
specifications and t h us prove or d isprove the validity of 
this measuring technique . 
Figure 17. Equivalent circuit of the varactor 
and its biasing network. 
If the circuit remains connected during the measuring 
p roces s , and only the varactor is removed, an accurate 
v a l u e of c v will be obtained. The measured value of Qv 
will be correct . only if Rv << 2 MO, but at 250 Khz, Rv will 
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•. 
generally be much greater than 2 Megohms . The valu e of Q , 
v 
a lthough in reality very high, will then appea r a l most in-
f i nite . To study this effe ct, an ordinary c a p ac i tor with a 
d irectly measured capacitanc e of 97 .4 pf and Q o f 2105, was 
inserted in place of the varactor in the measuring c i rcuit. 
The values of capacitance and Q the n measured we r e 97 . 7 pf 
and 1970 respectively. Thus, it is seen that at least up 
to this value of Q, the 2- Megohm resi s tor d oes not produce 
any great inaccuracy . Since components with Qs higher than 
this usua lly introduce negligible losses in circuits where 
they appear, the actual value becomes insignificant and the 
procedure employed here appears to b e adequate . 
The varactors obtained for testing were Motorola types 
MV 840, MV 1650 , and MV 1750 . All were lis ted as h a v ing a 
c apacitance of 100 pf at VR = - 4 volts, and a maximum to 
minimum c a pacitance ratio of approximately 2 . 5 . The max imum 
r e verse breakdown voltage was give n a s - 30 volts for the MV 
84 0 and MV 1750, and -20 volts for the MV 1650. Va lue s o f . 
Q were given only at 50 Mhz which is just outside the 
v 
usable fre quency r a nge of the Q-mete r . The MV 84 0, bein g 
the least expensive and having by far the highest los s es of 
the three, is reported to have a Q of 15 a t this fre quency . 
With the test circuit in place , minus the varactor , 
values of c1 a n d o1 to be u sed in equations (78) and (79), 
were found to be 153.6 pf and 127 respectively. The var-
actor was then inserted, and va lues o f c2 and o2 were ob- . 
tained at d iffe rent bias level s of VR over its allowed 
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range. Va lues of c2 and the computed Cv for each varactor 
and bias level are listed in Table I. In al l cases Q2 was 
approximately the same as Q1 , indicating a very high Qv at 
this frequency. For this reason , values of Q2 and Qv have 
not been listed in the table . 
From the data in Table I, curves of Cv versus VR, as 
shown in Figure 18, were obtained for the three different 
varactors. The curves for the MV 840 a nd the MV 1750 were 
a l most coincident, and the curve drawn is representative of 
the capacitance for both. 
To establ ish some va lidity for the Q measuring tech-
nique, it was decided to use a fixed bias level on the MV 
840 , and measure its capa citance and Q as a function of 
frequency. VR was selected to b e -30 volts, and the data 
obtained, a long with the computed values of CV and QV 
using (7 8) and (79 ), are listed in Table II. 44 Mhz was the 
highest frequency at which resonance could be obtained 
using a 0.1-~ standard coil , which was the smallest avail-
able. Curves of C and Q versus frequency, constructed 
v v 
from this data, are shown in Figure 19 . From the Q value 
v 
of 18 at 44 Mhz and the ·general shape of the curve , the pro-
jected value at 50 Mhz would approximate the manufacturer 's 
listed v a lue of 15. 
The generally close agreement between the listed 
values and those measured by this method shows that this 
measuring technique should be satisfactory for measuring 
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TABLE I 
Tabulated data and results from varactor capacitance 
measurements . c = 153.6 pf, Ql = 127 for all cases . 1 
MV 840 MV 1650 MV 1750 
VR c2 c c2 c c2 c v v v 
(volts) (pf) (pf) (pf) (pf) (pf) (pf) 
- 30.0 112 . 9 40. 7 112.2 41.4 
- 28.0 111.6 42.0 111.0 42.6 
- 26 . 0 110 .2 43.4 109 . 4 44.2 
- 24 . 0 108 . 5 45. 1 107 . 7 45.9 
-22 . 0 106 . 7 46.9 105 . 8 4 7 .8 
-20.0 104 . 7 48.9 112 . 0 41.6 103 . 6 50 .0 
-19 . 0 103.6 50 . 0 110 .4 43.2 102 . 4 51.2 
- 18 .0 102 . 3 51.3 108 . 5 45 . 1 101.2 52 .4 
- 17 . 0 101.0 52 . 6 106 . 5 4 7 . 1 99 . 7 53 .9 
- 16 . 0 99 . 6 54.0 104 . 5 49.1 98 . 3 55 .3 
- 15.0 9 7 .8 55 . 8 102 . 4 51.2 96.6 57 .0 
- 14.0 95 . 9 57.7 100 . 0 53 . 6 94.6 59.0 
-13.0 94 . 0 59.6 97 . 7 55 . 9 92 . 7 60.9 
- 12.0 91.9 61.7 94 .5 59.1 90 . 5 63 .1 
-11.0 89 . 4 64.2 92 . 0 61.6 88 . 2 65.4 
- 10. 0 86.8 66.8 88 . 7 64.9 85 . 7 6 7 .9 
- 9 . 5 85.2 68.4 8 7 . 0 66.6 84 . 2 69.4 
-9 . 0 83 . 7 69 . 9 85 . 2 68 .4 82.6 71.0 
-8.5 81.9 71.7 83 . 2 70 . 4 80 . 7 72.9 
-8.0 79.9 73 . 7 81.0 72 . 6 78 . 7 74.9 
-7.5 77 . 8 75 . 8 78 . 7 74 . 9 76 . 5 77 . 1 
-7 o0 75 .4 78 .2 76 . 0 77 . 6 74 .3 79.3 
-6 . 5 72 . 8 80.8 73 . 3 80 . 3 71.9 81.7 
-6.0 70 . 0 83.6 70 . 5 83.1 69 . 2 84 .4 
-5.5 66 . 9 86.7 67 . 0 86 . 6 66.0 87 .6 
-5 . 0 63 . 0 90 . 6 63 . 3 90 . 3 62 . 4 91.2 
-4 . 5 59 . 0 94 . 6 58 . 9 94 . 7 58 . 7 94 .9 
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Figure 18. varactor capacitors varia tion with reverse bias. 
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Figure 19. Variation of capacitance and Q with frequency 
for the MV 840 Varactor at V = -30 volts. R 
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TABLE II 
MV 840 Varactor capacitance and Q obtained for variou s 
frequ e ncies with VR =: -30 volts . 
f Ql cl Q2 c2 c Qv v 
(Mhz) (pf) (pf) (pf) 
. 25 127 153 . 6 127 112 . 9 40 . 7 
1 168 92 . 5 167 51.8 40 . 7 12,350 
5 198 90 . 7 188 4 9.8 40.9 1680 
10 188 238.0 181 196 . 6 41.4 803 
22 113 43 3 . 6 108 391.5 42 . 1 237 
25 113 335.8 106 291 . 7 44 . 1 209 
30 138 231.3 115 184 . 0 4 7 . 3 14 1 
33 144 190 . 5 106 140 . 7 49 . 8 105 
37 149 151. 3 70 95 . 1 56 .2 49 
40 152 128 . 7 44 67 . 5 62 . 2 30 
44 155 105 . 0 23 34 . 7 70 . 3 18 
the effective capacitance and Q of a reactance circuit . 
There i s no apparent reason why equal success should not be 
possible when measuring inductive rea ctance circuits . 
B. Model Verification Us ing a Simple Capacitive Reacta nce 
Circuit 
The next step in the investigation appeared to be the 
construction of a simple capacitive reactance circuit . 
Al though it was realized that such a c ' rcuit is limi t ed in 
app lication by its low Q0 genera l agreement of its proper-
ties with the theory of Chapter II wou l d provide experiment-
a l verification of the FET model . 
• A reactance circuit employing a 2N3819 FET was f abri -
cated according to the schematic diagram shown in Figu re 





Figure 20. Simple capacitive rea ctance circuit . 
as its p roperties, and may not b e the best FET tha t c ould 
be employed . It does however, offer high transconductanc~, 
relative ly low output admittance , and small values of 
junction c apacitances, which are all des irable properties 
f or this application . 
The c ommon source d rain and transfer characteris tics 
for the particular 2N3819 employed, as obtained from the 
Tektronix type 575 Transistor Curve Tracer, are shown in 
Figure 21. With the static load line determined by only 
the 450 ohm d . c . resistance of the inductor, a dra'n supply 
of 16 volts was thought o be adequate . Although the t~ans-
fer characteristic curve was obtained for VDD = 20 volts, 
there was essentially no change in the observed c u rve in 
goi ng to 16 volts. 
Values of gDS and gm were obtained by measuring the 
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(a ) Common-source drain characteristics 
for the 2N3819. Horizontal scale for Vns 
2 volts/div. Vertical scale for In is 
1 ma/div. Top curve corresponds to v8 8 =0, 











(b) Common-source transfer characteristic 
for the 2N3819 with VIE =20 volts. Hori-
zontal scale for v88 1s -.2 volts/div with 
v88 = 0 at the right hand limit. Vertical 
scale for In is 1 ma/div. 
Figure 21. 
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various values of VGS. along the load line . Admittedly, the 
individual values obtained by.this method can be quite in-
accurate, b u t by plotting the values and then pas.sing a 
smooth curve through these points, reasonably accurate 
descri~tions of .. .these parameters should result. This was 
done to obtain the smooth curves shown rn Figure 22. The 
variation of g08 , through probably not linear in reality, 
was beit represented by a linear curve over most of its 
range. Fixed gate bias was used in the circuit of Figure 
20, so that its value could be easily controlled. 
The equivalent circuit will be that shown in Figure 7, 
with one excep tion. The choke is of such a value that it 
cannot be neglected at 250 Khz. Since it appears between 
the drain and source, i ts inductive susceptance subtrac ts 
from the total capacitive susceptance and thus reduces the 
effective capaci tance shown by the circuit . This effect is 
relatively small, amounting to a reduction in capacita nce 
of only 3. 2 pf. A more serious r .esul t is the reduction in 
Q caused by .the additional losses that are introduced . 
The junc tion capaci tances were not known exactly , but 
based on the li s ted maximum values of c. and C (8 pf 1ss rss 
and 4 pf respec tively) , the values of CDG and c8G should be 
no _greater than 4 pf . With this knowledge, the values of 
R1 a n d c1 were selected so that the approximate solutions 
given by (30) and (31) would apply. Using values of g08 
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Figure 22. gm and gDS vers u s VGS for the 2N3819 employed. 
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the~ e equations yield the following expected values of Ceff 
a n d Qeff for the circuit . 
ceff ~ 290 pf 
Q ~ 5 . 9 eff 
This calcu lation was performed only to indicate the order 
of values expected and no attempt was made to include the 
effect of the inductor . 
With the circuit thus established , the effective ca -
pacitance a nd Q, as a function of gate bias, were meas~red 
by the paralle l method . Unlike the varactor measurements , 
the values obtained here a re for the entire circuit . For 
al l o f the measurements, c 1 was 398 pf a nd o1 was 177 . 
The rest o f the data obta ined and the calculated results 
a re listed in Table I II . The rather l a rge discrepancy 
TABLE III 
Measured resul t s of the reactance circuit of Fig .20. 
VGS VDS Q2 c2 ceff 0eff 
(volts) (volts) (pf) (pf) 
0 1;3.8 3 . 0 138 260 2 . 00 
-. 2 14 . 0 3.5 152 246 2 . 20 
-.4 14 . 4 4.0 168 230 2.36 
-.6 14 . 7 4 .5 183 215 2 . 50 
-.8 15 .0 5. 0 198 200 2 . 80 
-1.0 15 .2 7 . 0 21 7 181 3.32 
-1.2 15 . 5 9.0 240 158 3. 77 
-1.4 15.7 11.0 265 133 3 . 92 
-1.6 15 . 8 14 ; 5- 294 104 4.13 
-1.8 15.9 22 . 5 330 68 4.41 
-2.0 15.9 60.0 37 2 26 5.93 
-2.2 16 . 0 110.0 382 16 11 . 70 
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between the calculated and measured values of Ceff a t 
VGS = -1.0 volts indicated that CDG was actually smaller 
than the value assumed . By removing the external c apaci-
tor and thus using only CDG as the feedback capaci tance, it 
was hoped that an indication of the actual value cou ld be 
obtained . The measured data and calculated results for 
this modified circuit are listed in Table IV . 
For comparison to these measured values , a simple com-
puter program (Appendix II) was written to evaluate t he 
exact expressions. (46) and (47}, which were appropriately 
modified to account for the effects of the inductor . 
Solutions were obtained over the range of VGS for C having 
values of 2 _ 3, and 4 pico farads, where C = c 1 + c 0 G. The 
effect of c8G is small , and was chosen to be 4 pf a s a 
worst case . The values of gDS and gm used were those taken 
TABLE IV 
Measured results of the modified reactance cir-
cuit with c 1 = o. 
VGS VDS Q2 c2 ceff 0eff 
(volts) (volts) (pf) (pf) 
0 13 . 8 10 . 5 263 135 3 . 79 
- . 2 1.4 . 0 11.2 272 126 3 . 79 
- . 4 14 . 4 12 . 2 280 118 3.89 
- . 6 14 . 7 13.2 287 111 3 . 98 
- . 8 15.0 15 . 0 296 102 4 . 22 
-1.0 15 . 2 16 . 7 303 95 4 . 39 
-1 . 2 15 . 5 19 . 2 315 83 4 . 49 
-1.4 15 . 7 23 . 0 327 71 4 . 72 
-1 . 6 15 . 8 29.5 341 57 ·s . o7 
-1.8 15 . 9 45.0 361 37 .5 . 61 
-2 . 0 15 . 9 96~0 382 16 8 . 44 
-2.2 16.0 152 . 0 390 8 21.65 
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from the curves of Figure 22 . 
These calculated values of Ceff have been plotted in 
Figure 23d along with the me sured values listed in Tables 
II! a n d IV . The general a greement between the calc ulated 
valu es when c = 2 pf and he measu red v a lues when C = CDG' 
would indicate tha t the value of CDG is very close to 2 pf, 
providing that the model used in t h e analysis was correct . 
The general agreement be ·t.ween the calculated values when 
c == 4 pf and the measured va lues when C == CDG + 2 pf, not 
only s upports a value of 2 pf for CDG , b ut also tends to 
verify the model employed. 
The agreement between measured a nd calculated values 
of Qeff is not qui t e as good; as seen by Figure 24. The 
lower values o f measured Q at higher currents; could b e 
attributed t o current-dependeqt losses in the circuit , not 
accounted for in the model ~ The sharp rise in measured Q 
at l arge valu e s of ga t e b ias, results when pinch-off is ap-
proache d. When these extremes are avoided , the calculated 
and measur ed values of Qeff diffe r nowhere by more than a 
factor of 2 . which cah be conside red adequate in t he design 
of these circuits. 
The r esults obtained here show that the ' circuit model 
chosen p rovid es an adequate description of the simple re-
actance c i rcuit, especially in the r ange of VGS from -- . 4 to 
=1 .6 volts. As expected; the e fective Q of this circuit 
was qu ite low , but the additional knowledge ofthe FET model 
obtained should f a cilitate th~ des ign of reactance circuits 
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Figure 20. 
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c. C.cpacitive Reactance Circuit with Higher Q 
With the values of CDG and c8G for the FET known more 
accurately, a reactance circuit employing the second-order 
R-C feedback network, shown in Figure lO(a), was designed. 
First, the complex values of v and i 1 as functions gs 
of R and c were obtained for the bridge network of the feed-
back path. The computer program of Appendix I was used for 
these calculations, and besides providing tabulated values 
of v and i 1 , a graph showing curves of complex v for gs gs 
cons tant C and varying R was obtained. The tapering para-
meter m was selected to have a value of one, since the 
purpose here was to see if a stable, high-Q, effective ca-
pacitance could be obtained, and not to design for a parti-
cular value of that capacitance. Thus, the bridge network 
analyzed was that shown in Figure 25, for which the calcul-
ated curves of v , shown in Figure 26 , were obtained. gs 
----~. -- '! s 
Figure 25. Br i dge network u sed in the design analysis. 
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Figure 26. Curves of complex Vgs for constan·t values of C 
and varying values of R, for the bridge circuit 
shown in Figure 25, when v is 1.0 volts. Horizont-
al scale is .03 volts/inch. Vertical scale is 
0.5 volts/inch. 
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In Figure 26, v corresponding to R = 0 is at t he 
, gs 
origin , and for increasing R8 the direction of v is away gs 
from the origin along the curves of constant c . The range 
of relatively small capacitance was chosen to keep i 1 small . 
Then, where the Re(g v ) is approximately equal in value 
m gs 
to gDS' but negative, high values of Q should be obtained . 
Using the values ,of gm and gDS for V GS = -1.0 volts , 
the above relationship indicates that the Re(v ) should be gs 
about -2 . 6 mv . Where this value occurs along the c = 6 pf 
curve, appears to be the most stable point , at least for 
variations in R. The most negative that the Re (v ) become s gs 
along this curve is approximately - 4 mv for an R of about 
16 KO. Rememebring that the measuring circuit to be used 
includes a standard coil with a finite Q, the reac tance 
circuit could show a negative conduc ance and still rema in 
stable overall , according to e quation (70 ) . In the hope to 
obtain this effect of Q mul t.iplica tion , an R of 16 KO and a 
C of 6 pf were chosen . 
The capacitive reactance thus fabricated is shown in 
Figure 27 . All of the biasing components , except perhaps 
the choke coil , have a negligible effect on the dynamic 
equivalent circuit . The FET was the same one employed p re-
viously , and was operated under the same bias conditions , 
so that the curves of gm and gDS in Figure 22 were valid . 
With the tabulated values of v and i 1 substituted gs 
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Figure 27 . Capacitive reactance circuit providing higher Q. 
and Qeff for VGS = -1 .0 v lts were found to be 
ceff - 114 pf 
Q = -56 
eff 
Since negative Q values are not usually defined, it is bet-
te r to express this resul t in terms of the effective con-
ductance of the circuit , which was found to be 
Ge = -3.0 mhos 
When measuring the effective Q by the parallel method 
used previously , applying equation (79) results in a negat-
ive value of Q, since 6Q = o1 - o2 is negative. Since this 
result is not considered proper , the following expression 
which gives Geff in terms of the measured Q and C values was 
developed from an analysis of the measuring circui , and 




wc1~Q G = -=---
eff Q1Q2 
(83) 
The resultsof the measurements made on the circuit of 
Figure 27 are tabulated in Table V. For all of the measur -
ements, the values obtained for c 1 and Q1 were 398 p f and 
174 respectively . The values of ceff and Geff are p lo t t ed i n 
TABLE v 
Measured results for the circuit of Figure 27 . 
VGS c2 Q2 Q ceff Geff 
(volts) (pf) (pf) (mhos ) 
0 201 46 128 197 10.00 
-.1 208 53 121 190 8 . 20 
-.2 212 63 111 186 6.34 
- .3 218 73 101 180 4.98 
- . 4 224 84 90 174 3 . 84 
- . 5 229 97 77 169 2 . 86 
- . 6 235 112 62 163 1. 99 
- . 7 240 130 44 158 1. 22 
- . 8 248 153 21 150 .49 
- . 9 255 180 -6 143 - . 12 
-1.0 263 205 - 31 135 - . 54 
-1.1 271 *238 -64 127 - . 93 
-1.2 276 *282 -108 122 - 1.38 
-1.3 287 *310 -136 111 -1.58 
- 1.4 299 *315 -141 99 -1.61 
-1.5 310 *300 -126 88 -1.51 
-1.6 325 *255 -81 73 -1.14 
-1.7 344 *212 -38 54 - . 64 
-1. 8 360 166 8 38 . 17 
-1.9 375 132 42 23 1.15 
-2 . 0 382 119 55 16 1. 65 
* Res onance was abrupt when approached from one 
side, indicating an oscillatory condition not 
predicted . 
Figure 28 . It is seen that Geff is negative for VGS in the 
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Figure 28. Measured values of C and G f for the 
capac itive reactancee~frcuit 5r Figure 27. 
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! . 
the small range from -1.3 to -1 . 5 volts. In this latter 
range the capacitance changes by approximately 30 pf; 
thus a v a riable capacitive reactanc e providing an almost 
constant value of Q multiplication has b een achieved . The 
measured values of Ceff and Geff agree quite we ll with the 
calculated values considering that the effects of the choke 
coi l were ignored in the calculation . 
Because of the existence of a sl ight instability in 
the nega tive conductance region , the circuit was experiment-
ally modified by changing the resistance v a lues. By replac -
ing the fixed resistors with v a riable ones , the r esistance 
values as shown in Figure 29 were found to produce apparent-
ly optimum conditions of stability and Q multiplication for 
the value of C used . 
1130 mh 
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--o 
Figure 29 . Experimentally modified version of the 
capacitive reactance circuit shown in 
Figure 27 . 
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Measurements made on t his ircuit produced the r e-
sul ·ts tabulated in r able VI and plotted in Figure 30 . The 
c u rves appear to be horizontally stretched versions of 
those obtained for the previous circuit . This modifica tion 
TABLE VI 
Me a s ure d results for the modified reactance 
ci r c uit of Figure 29~ Ql = 184 , c 1 = 394 pf . 
VGS c2 Q2 Q c eff Ge ff 
(vol ts) (pf ) (pf) (mhos) 
0 272 114 7 122 2 . 06 
- . 1 276 132 52 118 1 . 3 2 
- . 2 279 154 30 115 . 65 
- . 3 283 176 8 111 . 19 
- . 4 286 202 -18 108 - . 30 
- . 5 289 236 -52 105 - . 74 
- .6 292 270 -86 102 -1.07 
- . 7 296 316 -132 98 - 1.41 
- . 8 300 362 -17 8 94 -1.66 
- . 9 304 4 12 -228 90 -1. 86 
- 1 . 0 308 462 -278 86 -2 . 02 
-1 . 1 313 4 90 -306 81 -2 . 10 
-1.2 318 500 -316 76 -2 . 12 
- 1 . 3 324 4 90 -306 70 -2 . 10 
- 1.4 331 446 -262 63 -1. 98 
- 1 . 5 339 368 -184 55 -1.68 
- 1 . 6 347 290 -106 47 -1.23 
- 1.7 357 220 -36 37 - . 55 
- 1.8 368 168 16 26 . 32 
- 1.9 378 136 48 16 1.19 
- 2 . 0 382 124 60 12 1 . 63 
has made the effe tive capacitance and conductahce l ess 
s ens i tive to VGS' and has reduced the range of effective 
c apac itance obtained . However , the magnitude of the n e g a -
tiv e conductance has been increased , producing greater Q 
multiplication . When used with an inductor as in the 
measuring process, the circuit appeared to be completely 
stable at all times. 
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Figure 30. Measured values of Ceff and Geff for the 
capacitive reactance circuit of Figure 29. 
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When compared to the varactors that were investigated, 
t his c apacitive reac·tance circuit has the distinct advant-
age of offering Q mul tiplica ·tion as well as a variable ca-
paci t a nce . Although a smaller usable variation in capac it-
ance is obta ined, the controlling voltage required is much 
less than that required to produce the same capacitance 
c hange wi t h the varactors . Thus it seems reasonable that 
FET capac itive reactance circuits, designed by thi s tech-
nique, and appropriately modified experimentally, could be 
used in certain applications now using varactors . 
Although omi tted from this report , there is no reason 
to be lie ve that similar inductive reacta nce circuits cannot 
be successfully designed by this same method. 
Before t h ese FET reactance circuits can be fabricated 
in e ntirely integrated form, some means of biasing without 
the choke coil mus t be devi sed . When a resistor is used, 
it increases the losses considerably 0 and thus requires a 
much lar ger negative conductance to obtain useful values of 
Q. This in turn, places closer tolerances on the componen t 
values in the feedback ne work in order to maintain stabili-
ty . At the present state of the art 6 i is not believed 
that t he required tolerances can be obtained in integrated 
. . t 10 ClrCUl S . Some other feedback networko either active or 
pass ive , might be found which could be successfully inte-
g rated with an FET into packaged form . 
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IV. CONCLUSIONS 
The results of the investigation herein reported de-
monstrate the feasibility of designing an FET reactance cir-
cuit to meet rather precise specifications by the use of the 
equivalent circuit model. The digital computer greatly fa-
cilitates design by making possible a rapid evaluation o£ 
the modeled circuit over a wide variation of circuit para-
meters. At the present state of the art, the particular 
FET reactance circuits investigated are believed to be too 
sensi tive to component tolerances to be packaged in integra -
ted form. However , the design formulae employed in this 
investigation appear to be valid and point the way to engin-
eering design of even more complicated and sophisticated 
reactance circuits, one or more of which may prove suitable 
for packaging in integrated form. 
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C FEEDBACK NETWORK ANALYSIS FOR CAPACITIVE REACTANCE 
C CIRCUIT 
C CURVES OF VGS I N THE COMPLEX PLANE FOR CONSTANT C 
C AND VARYING R WITH V = 1 . 0 
DIMENSION X( 200), Y(200) 
COMPLEX V, VGS , Il, D, Zl, Z2, Z3, Z4, Z5 , Z6 , Z7, 
1Z8, Z9 
REAL I1R, I1M 
REAL*8 ITITLE(12)/'CURVES OF COMPLEX VGS FOR CONSTANT 
1 C AND VARYING R - G. D. CLARK - 1968 ' / 
REAL LABEL1/4H2 / ,LABEL2/4H / ,LABEL2/ 4H20 I 
1 READ (5, 100) CDG, CSG , F , M, K 
WRITE (6 , 500) 
V1 = 1.0 
WRITE (6, 501)V1, CDG, CSG, F, M 
W = 2 . 0*F*3 .141593 
R = 0 . 25E 03 
C = 0.2E-11 
Z2 = (0 . 0 . -1 . 0 )/(W*CDG ) 
Z6 = (0.0,-1 . 0) / (W*CSG) 
DO 10 J=1 , 10 
WRITE (6, 502) 
DO 20 N=1,2 00 
CC = J*C 
RC = N* R 
Z1 = (0.0,-1.0)/(W*CC) 
Z3 = M*Z1 
Z4 = RC*(1 . 0,0.0) 
Z5 = M*Z4*Z6/(M*Z4 + Z6) 
Z7 = Z1 + Z4 
Z8 = Z1 + Z2 + Z3 
Z9 = Z3 + Z4 + Z5 
D = Z7*Z8*Z9 - 2 .0*Zl*Z3*Z4 - Z8*Z4**2 - Z9*Z 1** 2 
1 - Z7*Z3**2 
V = V1 * ( l. 0, 0 . 0 ) 
VGS = V* Z5 *( Z1*Z3 + Z4*Z8)/D 
VGSM = CABS (VGS) 
VGSR = REAL(VGS) 
ANGVG = ARCOS(VGSR/VGSM)*180 . 0/3 . 141593 
I1 = V*{ Z8*Z9 - -Z3**2)/D 
I 1M = CABS (I1) 
I~R = REAL(I1) 
ANGI1 = ARCOS( I1R/I1M) *180 . 0/3 . 14 159 3 
WRITE (6, 503) RC , CC, VGS , VGSM, ANGVG , I1, I1M, 
1 ANGI1 
X( N) = VGSR 
Y(N) = AIMAG(VGS) 
20 CONTINUE 
IF (J . EQ . 1) GO TO 2 
IF (J .EQ . 10) GO TO 3 
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CALL DRAW (200 ,X ,Y,2,0,LABEL2 6 ITITLE,.02,.05,0,3,2 , 2 , 
16, 8 I 1, L) 
GO TO 10 
2 CALL DRAW (200,X,Y,1,0,LABELl oiTITLE,.02,.05, 0,3,2,2, 
16,8,l,L) 
GO TO 10 
3 CALL DRAW (200,X,Y, 3,0 ,LABEL3,ITITLE, .02,.05, 0,3,2,2, 
16,8, l,L) 
10 CONTINUE 
IF (K .EQ. 0) GO TO 1 
100 FORMAT (3E15. 5, . 2 ! 5) 
500 FORMAT (1H1,T8, 'V',T20, 'CDG' , T35, 'CSG',T50, 'F ', T65, 
l 'M',/) 
501 FORMAT ( 1F10. 2 I 3El5. 5,1Il0) 
502 FORMAT (//,T8, 'R',T20 , 'C',T37, 'VGS',T54, 'MAG VGS', 
1T65, 'ANGLE VGS',T85, 'I1',T102 , 'MAG I1',T113, ' ANGLE !1' 
2,/,T30, 'REAL',T42, 'IMAG ' ,T78, 'REAL',T90, '!MAG' ,/) 





C MODEL ANALYS IS - FET REACTANCE TRANSISTOR 
DIMENSION C(3,2 0) , Q(3,20), X(3,20), C0(20), Q0(20), 
1VGS{20), GM{20), GDS{2 0) 
COMPLEX Z1 , Z2, Z3, Z4, Z5, Z6, Z7, YOUT 
REAL L 
REAL*8 ITITLE{12)/'MODEL ANALYSIS OF C VS. GATE BIAS 
1 G. D. CLARK '/ 
REAL*8 JTITLE{12)/'MODEL ANALYSIS OF Q VS. GATE BIAS 
1 G.D. CLARK '/ 
REAL*8 LABEL1/8HC 2 /,LABEL2/8HC 3 /,LABEL3/ 
18HC 4 /,LABEL4/8HQ 2 /,LABEL5/8HQ 3 /, 
2LABEL6/8HQ 4 I 
1 READ (5, 100) R, CSG, L, F, K 
WRITE {6, 200) 
WRITE (6 , 201) R, CGS, L, F 
W = 2.0*F*3.141593 
Z4 = (0 . 0,-1.0)/(W*CSG) 
Z5 = (1.0,0.0)*R 
Z2 = Z4*Z5/{Z4 + Z5) 
Z6 = W*L*(0.0,1 .0 ) 
DO 5 I=1,20 
5 READ (5, 101) VGS(I) , GM (I), GDS(I ) 
DO 10 J=2,4 
CDG = J*0.1E-11 
Z1 = {0.0,-1.0)/(W*CDG) 
WRITE (6, 202) CDG 
DO 20 N=1,20 
Z7 = (1.0,0.0)/GDS(N) 
Z3 = Z6*Z7/(Z6 + Z7) 
YOUT = (GM(N)*Z2 + 1.0)/(Z1 + Z2) + 1.0/ Z3 
BO = AIMAG(YOUT) 
GO = REAL(YOUT) 
CEFF = BO/W 
QEFF = BO/GO 
C(J,N) = CEFF 
Q(J,N) = QEFF 
X(J 11 N) = VGS(N) 
WRITE (6, 203) GM (N) , GDS(N), VGS(N), GO, BO, 
1 CEFF, QEFF 
20 CONTINUE 
10 CONTINUE 
DO 30 J=2,4 
DO 40 N=1,20 
XO(N) = X(J,N) 
CO(N) = C(J,N) 
40 CONTINUE 
IF (J .EQ. 2} GO TO 31 
IF (J . EQ . 4) GO TO 32 
CALL DRAW (20,XO,C0 ,2,2,LABEL2,ITITLE, .3 ,. 2E-10,0, 
1 7,2,2,7,15,1,L) . 
GO TO 30 
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31 CALL DRAW (20,XO,C0, 1 ,1,LABEL1,ITITLE,. 3,.2E-10,0, 
1 7,2,2,7,15,1,L) 
GO TO 30 
32 CALL DRAW (20,XO,C0 ,3,3,LABEL3,ITITLE ,.3,.2E-10,0, 
1 7,2,2,7,15,1,L) 
30 CONTINUE 
DO 50 J=2, 4 
DO 60 N=1 ,20 
XO(N) = X(J,N) 
QO(N) = Q(J,N) 
60 CONTINUE 
I F (J .EQ. 2} GO TO 51 
IF (J .EQ. 4} GO TO 52 
CALL DRAW ( 2 0 , XO, QO , 2 , 2 , LABELS , JTI TLE., . 3 , 1 • , 0 , 7 , 2 , 
1 2; 7, 10, 1, L) 
GO TO 50 
51 CALL DRAW (20,XO,Q0 ,1,1, LABEL4,JTITLE, a3,1. ,0,7,2, 
1 2,7,10,1,L) 
GO TO 50 
52 CALL DRAW ( 20,XO,Q0,3,3,LABEL6,JTITLE ,.3, 1. ,0,7,2, 
1 2, 7, 10, 1, L) 
50 CONTINUE 
IF (K .EQ. 0) GO TO 1 
100 FORMAT (4E10.3, IS) 
101 FORMAT (1Fl0.1, 2El0 . 3) 
200 FORMAT (1H1,Tl0, 'R',T25, 'CSG ' ,T40, 'L ',T55, 'F',/) 
201 FORMAT (4E15.5) . 
202 FORMAT (/,T9, 'CDG =',1E10.3 , //,Tl 0, 'GM ', T25, 'GDS', 
1T40, 'VGS ' ,TSS, 'GO' ,T70, 'BO' , T85, 'CEFF ' ,T100, ' QEFF ' ,/) 
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